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ABSTRACT

In this paper, we give the design, and performance analysis, of a new, highly
efficient, synchronization mechanism called “ Dynamic Barrier MIMD” or “ DBM.”
Unlike traditional barrier synchronization, the proposed barriers are designed to facili
tate the use of static (compile-time) code scheduling for eliminating some synchroniza
tions. For this reason, our barrier hardware is more general than most hardware barrier
mechanisms, allowing any subset of the processors to participate in each barrier. Since
code scheduling typically operates on fine-grain parallelism, it is also vital that barriers
be able to execute in a small number of clock ticks.
The DBM is actually only one of two new classes of barrier machines proposed to
facilitate static code scheduling; the other architecture is the “ Static Barrier MIMD,” or
“ SBM,’’ which is described in a companion paper1. The SBM differs from the DBM in
that the SBM employs simpler hardware, but depends more heavily on the precision of
the static analysis and code scheduling; for example, a DBM can efficiently manage
simultaneous execution of independent parallel programs, whereas an SBM cannot.
Keywords: Synchronization hardware, barrier synchronization, dynamic barrier MIMD
(DBM), associative memory.

The companion paper is “ Hardware Barrier Synchronization: Static Barrier MIMD (SBM),” also submitted to ICPP
’90. So that these two papers can be reviewed independently, some overview material appears in both papers; this
redundancy will be removed if both papers are accepted.

Hardware Barriers (DBM)
I, Introduction

Barrier synchronization is an important mechanism for coordinating parallel processes. For this rea
son, many research efforts have focused efficient implementations in both hardware [Lund80], [Poly88],
[Gupt89a] and software [ArJo87], [Luba89], [Broo86], [HeFM88]. Other research efforts [Call87] con
sidered minimizing the number of barrier synchronizations required in scheduling nested loop structures
on parallel machines. In this paper, several new designs for fast barrier synchronization, exhibiting a
range of cost/performance tradeoffs, are described. The new hardware implements a generalized barrier
synchronization mechanism, whereby a barrier can be placed across any subset of the processors.
The new barriers execute in a very small number of clock cycles, and the resulting fine-grain
mechanism may potentially replace the more common directed (e.g., producer/consumer) synchronization
primitives found in most parallel architectures today. Machines that implement these barriers are referred
to as barrier MlMD (Multiple Instruction Stream, Multiple Data Stream) architectures. Results from ana
lytic and simulation models [OKDi89], as well as from scheduling synthetic benchmarks [ZaDO90], have
shown the effectiveness of the new barrier synchronization designs.
A barrier is a synchronization point. In the old definition of barriers, all typically meant every phy
sical processor in the machine. In a barrier MIMD, this condition is relaxed to include only those proces
sors participating in the current barrier. A processor typically performs the following three steps at a bar
rier synchronization point:
[1]

Marks itself as present at the barrier.

[2]

Waits for all other participating processors to arrive at the barrier.

[3]

Proceeds past the barrier with the other participating processors.

An additional constraint is added in barrier MIMD architectures'.
[4]

When the last processor has reached the barrier, and after some small delay to detect this condition,
all processors simultaneously resume execution past die barrier.

Although not discussed in detail in this paper, recent work has shown that adding constraint [4] to
the definition of barrier synchronization allows the static instruction scheduling properties of VLIW and
SIMD machines to be extended into the MIMD domain [DSOZ89], [DiSc88], [ZaDO90]. This means that
many conceptual synchronizations can be resolved at compile-time, without the use of a run-time syn
chronization mechanism.
The paper is organized as follows. Section 2 reviews previous hardware barrier synchronization
mechanisms and points out both their strong and weak points. Section 3 provides models and definitions
that are essential in understanding the new barrier mechanism, while section 4 gives an outline of the
basic hardware design for barrier MIMDs. The design and performance of Dynamic Barrier MIMD
(DBM) \s described in section 5, followed by conclusions and a description of current work in section 6.
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Thus, the FMP barrier scheme is fast, executing a barrier synchronization in a few clock ticks, sealable, and within limits, partitionable. Partitions are constrained to certain subgroups related to the
“ AND” tree structure, and only certain processors may be grouped together. Tbis constraint is not
surprising given the nature of the parallel code executed on the FMP, and does not affect its performance;
but it does unnecessarily constrict the generality of the machine. A masking capability is provided; so that
only a subset of the processors in a partition participate in a barrier.
2 3 . BarrierModules

Another hardware barrier scheme was developed by Polychronopolous [Poly88] and studied by
Beckmann [BePo89] in the context of bus-based multiprocessors. In this scheme, barriers are imple
mented through a hardware module consisting of bit-addressable registers R(j), (i = I, 2,...,p), one asso
ciated with each of p processors, an enable switch, logic to test for the all zeroes2 (all processors have
reached the barrier), and a barrier register BR. To better understand this scheme, consider executing a
D O A LL loop nested inside a serial outer loop. A barrier is required after the d o a l l to synchronize all
PEs before beginning the next iteration of the serial outer loop. The BR register is set at the beginning of
each iteration of the outer loop. Each processor would execute several iterations from the inner D O A LL
loop, setting its associated register R(Z) when it begins an iteration and clearing the register when it com
pletes. This continues until the processor executing the last iteration of the D O A L L turns on the enable
switch, allowing the “ all zeroes” logic to determine when all processors have finished, at which point the
BR register is cleared. This basic scheme was duplicated to handle multiple barriers [Beck89].
There are several problems with the the hardware barrier module scheme. First, all processors must
participate in the barrier because there is no masking capability, i.e., the BR register can only be cleared
once ALLp processors have set their associated bit-register R(Z) for the last time. This restriction could
easily be removed by incorporating a masking register into the enable switch so that certain processors
could be disabled from participating in the barrier. The process that set the BR register, and hence con
trols the dispatching of iterations for the barrier, must then insure that iterations are sent only to proces
sors participating in the barrier. It must also set the mask to include only participating processor in the
barrier. If a self-scheduling algorithm is employed, processors not involved in a barrier must be prevented
from taking iterations participating in the barrier. This could be implemented straightforwardly asing a
tag for each iteration to identify its barrier.
Second, a separate hardware unit is needed for each barrier executing concurrently with other bar
riers. This means the global connections from each barrier module to all PEs as well as the “ all zeroes”
logic must be repeated. An alternative to repeated global modules was suggested in [Poly86] in the con
text of the Cedar multiprocessor system. Cedar consists of clusters of tightly-coupled processors: con
nected to a global shared memory through a multistage network. Barrier hardware modules would be
placed in each cluster, and modules could communicate across clusters through some dedicated hardware,
2.

This logic would be die similar to the “ A N D ” -tree network in the FMP.
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is effective for a small number of processors.
2.6. Summary

The FMP and barrier module schemes are not quite general enough to meet the need for a general
ized barrier synchronization mechanism, and the fuzzy barrier and other hardware techniques for barriers
do not scale well. Also, the concept of simultaneous resumption of execution after the barrier is not
inherent in any of the previous schemes. The barrier designs proposed in this paper are both scalable and
general enough to barrier synchronize any subset of the processors, and simultaneous resumption of exe
cution past the barrier is implicit in the hardware design.
3. Models for Barrier Synchronization

We now introduce representations for barrier synchronization in concurrent processes. These
representations will help in understanding barrier MIMD execution and design alternatives. In this work,
the barrier embedding for a set of concurrent processes will be represented as in figure I. The vertical
lines represent concurrently executing processes while the horizontal lines represent barriers across the
processes they intersect. The semantics of these barriers are that the participating processes cannot
proceed until all have arrived at the barrier, e.g., in figure I, processes PO, P i, ..., P4 cannot proceed past
barrier 0 until all have arrived there. Atthat point, they all start execution of the instruction following the
barrier simultaneously. Process execution proceeds in the downward direction.
Several concepts and results from the theory of partially ordered sets are useful in understanding
barrier embeddings within concurrent processes. Recall that a binary relation R on a set P is a subset of
the Cartesian product X 2, that is R c X x X. Let xRy correspond to (x, y)e R, and not(xtfy) represent (x, y)
4 R. The binary relation <b on a set of barriers B is a partial ordering because <b is both irreflexive and
transitive3 [Fish85]. The partially ordered set (B,<b) may be illustrated by a directed acyclic graph (dag),
with the graph nodes representing barriers and edges representing the ordering relations <b among the
barriers. A barrier dag for the barrier embedding in figure I is shown in figure 2. Here we see that t> 2 (bar
rier 2) must execute before bj (barrier 3), hence Ij2 <b Ij3, and similarly t >3 <b b4 . Transitivity implies
t >2 <b b4 . These properties are derived from the barrier semantics: barrier bs must be executed after the
process P3 has encountered barrier Ij2. Similarly, b4 must be executed after the process P2 has encoun
tered Ij2.
A synchronization stream is defined to be an ordered sequence of barriers S. As mentioned previ
ously, the ordering is implied by the embedding of the barrier synchronization instructions in the separate
instruction streams. More formally, a synchronization stream corresponds to a chain in the partially
ordered set (B, <b). A chain in a poset (B, <b) is a set S C1X such that (S, B H fSxS )) is a linear ordered
set^. Conversely, A is an antichain if x~y for all x, y e A, where34
3.

A binary relation R on X is irreflexive if not xRx for every x in X. It is transitive if (xRy, yRz) = > xRz for
a llx ,y ,z in X .

4.

A binary relation R on X is a linear order if R is asymmetric and complete. R is asymmetric if xRy —>
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Figure 2

x -y

if not(xff;y) and not(yffx) .

Barriers x and y that satisfy x ~ y are said to be unordered. The width W(X, R) of a poset is sup{\A\: A is
an antichain in (X, ff)}5. Qearly1 the barriers contained in an antichain may be executed in any order,
indeed, they may even be executed in parallel. The maximum number of synchronization streams for a
particular barrier embedding corresponds to the width W of the poset (B,<b).
Examples of partial, weak?, and linear orders are given in figure 3. Antichains are specified in the
weak order example. The largest antichain in the weak order shown in figure 3 contains three barriers:
hence, the width of the weak order is three. The partial order shown in the figure also has width three.
Qearly, the linear order in the figure contains a single synchronization stream, whereas multiple syn
chronization streams (chains) are evident in the weak order.56
not(yRx) for ail x and y in X. Relation R is complete if x

y —> (xRy or yRx) for all x and y in X.

5.

The function sup is the supremm, or least upper bound. |A| represents the cardinality o f the set A.

6.

A weak order is a partial ordering in which the symmetric complement - is transitive.
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Intuitively, the number of synchronization streams that a given architecture supports corresponds to
the number of different synchronization operations that are candidates for the next synchronization opera
tion to occur. If this number is not zero (no synchronization), then larger values imply fewer delays when
performing multiple synchronizations. For example, suppose a four processor machine requires proces
sors 0 and I (barrier a) to synchronize as well as processors 2 and 3 (barrier b), as shown in figure 4. This
yields two synchronization streams, traced out by dotted lines in figure 4.
if the order in which the synchronization operations occurs cannot be predicted at compile time, a
machine which permits multiple synchronization streams will insure that the synchronizations execute in
the correct order or even in parallel. A machine which permits only one stream will sometimes suffer a
delay due to, for example, processors 0 and I waiting for 2 and 3 because the compiler incorrectly
guessed that the synchronization of 2 and 3 would occur first. Another approach is to combine both syn
chronizations into a single barrier across processors 0, I, 2, and 3 (as shown in figure 4) if the machine
supports only a single synchronization stream. This yields a slightly longer average delay to execute the
barriers.
In general, a barrier dag, (B, <b) corresponding to a barrier embedding in P concurrent processes
has a maximum width of P 12. This follows from the fact that the smallest number of processes participat
ing in a single barrier is two, yielding a maximum of PU barriers in a single antichain. Note that there are
I p- P - I possible subsets of the P processes with cardinality greater than or equal to two and therefore
this same number of possible barrier patterns.
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Figure 4: Merging Barriers Reduced Number of Sync Streams
The two basic forms of barrier MIMD, static and dynamic, differ in that static barrier MIMD (SBM)
supports only a single synchronization stream whereas dynamic barrier MIMD (DBM) supports multiple
synchronization streams. In essence, the SBM imposes a linear order on the partial ordering inherent in
the barrier dag; the DBM imposes no constraints on the partial order. A hybrid barrier MIMD (HBM)
architecture that imposes a weak order on the barrier dag, as well as the SBM, is described in a compan
ion paper (part I). The implementation and performance of the dynamic barrier MIMD architecture is dis
cussed in more detail later in this paper.4*
4. Barrier Synchronization Hardware Design

The original catalyst for the hardware barrier synchronization designs proposed in this work was
PASM, the Partitionable SIMD/MIMD machine designed by H. J. Siegel at Purdue University [SiSi81].
PASM is a reconfigurable parallel computer that can be dynamically partitioned to form independent vir
tual SIMD and/or MIMD machines of various sizes. A 16 processing element PASM prototype has been
constructed at Purdue University [ScNa87].
The barrier MIMD idea arose in an attempt to implement a VLIW execution model [Elli85] on the
PASM prototype. During this attempt, it quickly became clear that PASM could not easily support
VLIW execution. However, a new mode of execution was discovered that was not SIMD, MIMD, nor
alternately or simultaneously SIMD and MIMD. Instead, processors would run and communicate in
MIMD mode, but would also employ the logic that normally enables and disables processors in SIMD
mode to implement a barrier synchronization mechanism. In addition, it was realized that code genera
tion and scheduling for PASM in this new barrier execution mode could be accomplished using
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techniques similar to Trace Scheduling1 for VLIW machines. Several benchmarks have been run on the
PASM prototype in this mode [FCSS88], [BrCJ89] and preliminary results have been very promising, hi
[BrCJ89], several versions of the fast fourier transform algorithm were executed on PASM, and the bar
rier execution mode outperformed both SIMD and MIMD execution mode in all cases.
The barrier synchronization mechanism in PASM can be applied across all processors or selected
subsets. The “ barrier instruction” is actually a read from the SIMD data address space: PASM processors
switch between SIMD and MIMD modes by reading instructions and data and writing data in the separate
MIMD and SIMD address spaces. A barrier mask of participating processors corresponds to the SIMD
mask word: these masks are enqueued in a FIFO along with a SIMD instruction (which is ignored in bar
rier mode.) An “ AND” tree detects when all processors in the mask pattern have executed the SIMD
data read, and the participating processors are then released from the barrier and continue execution.
Thus, the PASM SIMD enable logic provides a fast, flexible barrier synchronization mechanism.
The design of the PASM prototype made it clear that the problem of generating a barrier synchroni
zation across any subset of the processors is identical in nature to the problem of generating
enable/disable masks for a SIMD processor. Hence, just as a SIMD processor has a control unit to gen
erate enable/disable masks, a barrier MIMD has a barrier processor that generates barrier masks to iden
tify the processor subsets participating in a particular barrier synchronization. The barrier processor gen
erates barrier masks into the barrier synchronization buffer where each mask is held until it has been exe
cuted. A single WAIT line from each processor to the barrier synchronization buffer is used to indicate
that a particular processor is participating in a barrier synchronization.
Each mask consists of a vector of bits, referred to as MASK, one bit for each processor. The value
of bit MASK(i) indicates whether the corresponding processor i will participate in that particular barrier
synchronization78. In the SBM execution model, the barrier synchronization buffer corresponds to a sim
ple queue. This queue imposes a linear order on the execution of the barrier masks that will not, in gen
eral, correspond to the execution ordering that occurs at runtime. In figure 5, a set of five barriers across
four processors must be executed; the first two barriers, across processors 0 and I and processors 2 and 3
can be executed in any order. The barrier masks are ordered as shown on the right side of the figure,
where a one in the mask corresponds to a participating processor. Here the first barrier across processors 0
and I is assumed to execute first: the other four barriers are then placed in the SBM queue in the order
that they must execute at run-time.
In the DBM model, barriers are executed and removed from the barrier synchronization buffer in the
order that they occur at runtime. This implies the need for an associative match capability in the DBM
7.

Trace Scheduling™ is a trademark o f Muldflow Computer, Inc.

8.

Note that unlike the fuzzy barrier and barrier module schemes, no tags are necessary to identify
particular barriers, as this is implicit in the manner in which they are stored. This reduces the number o f
connections between the barrier processor and the computational processors and the complexity o f the
matching hardware significantly.
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synchronization buffer, and it is this buffer which supports up to P/2 synchronization streams.

In both the SBM and DBM model, processors execute a wait instruction (or an instruction tagged
with a wait bit) but do not continue past the wait until the current processor wait pattern WAIT
causes the next barrier to complete. Processors participating in this barrier (processor i participates if
MASK(i) is one) then continue execution past the wait instruction. A processor that is not involved in
the current SBM barrier need not execute a wait for that barrier — if a wait is issued by a processor
not involved in the current barrier, the SBM simply ignores that signal until a barrier including that pro
cessor becomes the current barrier. Since barrier patterns can be created asynchronously by the barrier
processor and buffered awaiting their execution, the computational processors see no overhead in die
specification of barrier patterns. Hence, both SBM and DBM machines can achieve essentially perfect
synchronization of any subset of the processors with only a very small, roughly constant overhead.
The logic equation representing the condition that all processors participating (MASK(i) = I) in the
current barrier have arrived at the barrier and executed a w a it instruction is
GO = IJMASK(I) + WAIT(i) .
i
Of course, in addition to generating code for the computational processors, for either the SBM or

DBM machines the compiler must precompute the order and patterns of all barriers required for the com
putation and must generate code that the barrier processor will execute to produce these barriers. The
code for the main processors also must contain the appropriate wait instructions or instruction tags.
Separate wait instructions are probably easier to implement than tags, but tags would permit more fre
quent use of barriers.5*
5. DynamicBarrierM IM D(DBM )

A dynamic barrier MIMD (DBM) machine supports up to P/2 synchronization streams. This
removes the delays inherent in the SBM and HBM due to the ordering (a linear and weak order,
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respectively) imposed on the barriers at run-time. Some barriers experience delays in the SBM or HBM
when the compile-time and run-time orderings are different. The DBM imposes no particular ordering at
run-time, and can execute any partial ordering corresponding to a barrier dag. However, the hardware
design is more complex. The DBM synchronization buffer consists of an associative memory and a
sophisticated load mechanism. Two possible designs are discussed in this section.
5.1. Lookahead DBM

One possible DBM design employs a large associative memory and attempts to lookahead to the
barriers that are most likely to be executed in the near future. The associative memory contains 0(kP/2)
words, where P is the number of processors and k is an integer constant corresponding to the depth of loo
kahead into the synchronization stream. This constant determines the number of barriers loaded into the
associative memory from each independent stream.
To distinguish between identical barrier masks, a count field exists in each barrier word in associa
tive memory, and this field is decremented as “ preceding barriers” match the current PE WAIT pattern.
This could be accomplished with the associative memory hardware [Fost76] or with additional circuitry
to implement a down counter. In either case, the decrements are performed in parallel for all barriers that
are ordered with respect to the bamer that just executed. Only barriers with count fields at zero are eligi
ble for executioa
A similar associative memory design was used in the dispatch stack instruction issuing mechanism
for multiple functional unit processors [AcKT86]. In the dispatch stack issuing unit dependencies among
instructions were tracked using a count field. The operation of the lookahead DBM is now described in
more detail using an example barrier embedding.

Figure 6 shows a barrier embedding in eight processors. Let us assume that in figure 6 barriers at the
same “ depth” in relation to barrier zero (e.g., barriers two and ten) have the same expected execution
time. Hence, there is no reason to skew lookahead of the synchronization streams to favor a particular
stream, and an interleaved loading approach is appropriate (i.e., barriers are loaded as follows: 1 ,5,9,13,
2 ,6 ,1 0 ,1 4 ,3 ,7 ,1 1 ,1 5 ,...). The bamer dag corresponding to the embedding in figure 6 is given in figure
7. Figure 8 shows the state of a lookahead DBM buffer with lookahead constant k —2 containing the
example barrier dag in figure 7 after barrier zero has been executed.
It can be seen that barriers 1 ,2 ,5 ,6 , 9,10, and 13,14 are loaded into the associative memory. The
count fields of barriers 1 ,5,9, and 13 are zero, So these barriers can execute once they match the current
PE WAIT pattern; the count fields of barriers 2, 6, 10, and 14 are one, indicating that at least one other
barrier currently in the associative memory must execute before they are eligible for execution them
selves. For example, barrier 2 must not execute until after barrier one: as can be seen in figure 8, its count
field equals one. When barrier I matches9 the WATT pattern in the WAIT/Input buffer, the count field of
9.

Note that during a barrier match the zeros in the barrier masks in the associative memory are considered
don t cares, Le., only Ihe ones are important when determining if a barrier mask matches the current PE

Page 14

Hardware Baniers (DBM)

PEG

PEl

PE2

PE3

PE4

PE5

PE6

PE7

I

5

9

2

6

10

14

3

7

11

15

4

8

12

16

13
fj

\7

\7

\7

\7

\7

"v7

Figure 6: Example Barrier Embedding in Eight Processors
barrier 2 is decremented by one, and it becomes eligible for execution. The count field and loading order
implicitly maintain the precedence relations between barriers, as can be seen from the barrier dag in
figure 7. TTiis is in contrast to other schemes that require tags to explicitly identify and order different bar
riers [Gupta89a],[Beck89].
The lookahead DBM operates in two phases: die match phase and the update phase. During the
match phase, the associative memory determines if any barrier masks (with count fields equal to zero)
match the current PE WAIT pattern. If so, then the masks that match are “ OR” ed together and the result
is placed in the OR buffer. The contents of the OR buffer are then output as the FE GO signals, enabling
processors stopped at a barrier that has been matched to proceed past the barrier. The ability to ‘‘OR’’ the
masks together means that multiple barriers can be executed*® simultaneously.
After a barrier or barriers have been matched and executed, the update phase commences. During
this phase, the masks of the barriers that have executed are compared to the current contents of the associ
ative memory. This comparison operation determines if a mask in the memory overlaps an executed bar
rier, i.e., a mask in memory and the executed barrier mask have ones in the same bit position. In this case,
there is a precedence relation between the barriers, and the count field of the corresponding masks are
decremented.10
WATT pattern.
10.

In this work, a barrier is considered to be executed when the processors formerly waiting at the barrier
have proceeded past it.
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Figure 7: Barrier Dag for Embedding in Figure 6.
The overlap check and decrement operations can be done in parallel across all barrier masks in the
associative memory. TTiese steps must be repeated for all barriers that fired during the preceding match
phase, so a maximum of P/2 barrier update operations may be necessary. During this phase, some barriers
that were previously unable to execute will become eligible for execution in the next match phase. The
time spent in the update phase should be masked by the execution o f code following the barriers that exe
cuted in the previous match phase.
The empty locations that are left in the associative memory after executed barriers are removed are
filled by inserting barriers from the queue. The Count field for the inserted barriers is determined by per
forming a comparison to determine overlap in one bits with barriers currently in the memory. This over
lap comparison is identical to that used to identify those barriers with count fields that must be updated
after a barrier executes. The associative memory computes the number of barriers with overlap, and this
result is placed in the count field. The number of barriers with overlap corresponds to the number of bar
riers that must be executed prior to the execution of the inserted barrier.
As stated previously, if multiple barriers “ match’’ the current WAIT pattern, they are ‘‘combined”
into a larger enable pattern (the PE GO signals). This barrier combining can be accomplished in constant
time in the associative memory, but the count fields for the remaining barriers must then be updated.
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Figure 8: Lookahead Dynamic Barrier MIMD.
Also, barriers can be removed from the queue and placed in the associative memory to replace barrier
masks that have been executed. These operations can be seen more clearly in figure 9, which shows fire
state of the lookahead DBM in figure 8 after barriers I and 13 have been executed.
In figure 9, it can be seen that barrier 3 replaces barrier I, and its count field is set to one, as it is pre
ceded by barrier 2. Note also that barrier 13 has been replaced by barrier 7, and that the count field for
barrier 7 is set to two, since it is preceded by barriers 5 and 6. Figure 10 shows the state of the lookahead
DBM after barrier 14 is executed. Barrier 14 is replaced by barrier 11, and its count field set to two.
A weakness in the lookahead scheme is that it is sensitive to the order in which the associative memory is
loaded, i.e., the order of the barriers in the barrier queue. For example, if a single synchronization stream
executes faster the others it may experience delays if the “ next” barrier in that stream to be executed is
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Figure 9: DBM State after Barriers I and 13 are Executed,
still in tiie barrier queue. For example, given the state of the lookahead DBM in figure 10, if processors 6
and 7 encounter barrier 15 then they will be delayed until another barrier currently in the associative
memory (e.g., barriers 2,5, or 9) executes and is removed. In this case, it can be seen that the synchroni
zation stream corresponding to barriers 13,14,15, and 16 has executed faster than the other streams, and
will be forced to delay until barrier 15 is loaded.
There are several approaches to reducing or removing these delays in a lookahead DBM architec
ture. One approach is simply to make the associative memory larger, increasing the lookahead depth and
making it unlikely that a particular synchronization stream will get this much farther ahead of the the oth
ers. Merging barriers can also be used to advantage, as in the static barrier MIMD architecture. Merging
barriers on separate streams has the advantage of reducing the possibility of one stream getting far ahead
of the others. It also reduces the overhead in the update phase, as fewer executed barriers need to be
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Figure 10: Lookahead DBM after Barrier 14 Executes,
compared to barriers in associative memory. Both these approaches have limits. Clearly, the size of the
associative memory cannot be increased without limit, and merging barriers results in longer average
delays for the processors involved in the barriers.
Another possible problem occurs when a barrier is generated conditionally, depending on the con
trol flow of the program. For example, consider the barrier dag in figure 7: suppose that barriers 13
through 16 are associated with the iterations of a w h ile loop, and that after barrier 16 control returns to
the beginning of the loop, and barriers 13,14,15, and 16 must be generated and placed in the associative
memory. These conditionally-generated barriers must be placed in the associative memory early enough
to avoid additional delays for the processors associated with these barriers.
The root cause of most of the difficulties in the lookahead DBM design is the existence of the bar
rier queue from which the associative memory is loaded. The memory helps hide the ordering inherent in
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this queue by lookahead barriers, but the problem remains.
52. Full DBM
An alternative pointer-based dynamic barrier MIMD design, referred to as the full DBM, that avoids
the problems associated with the lookahead DBM is now described. Instead of looking ahead into the
synrhmniyatinn stream and guessing which barrier masks should be loaded into the associative memory,
the barrier dag currently being executed is stored in the barrier processor. Each barrier is stored in a
record structure containing the barrier mask and pointers to succeeding barriers in the dag.

Figure 11: Transitive Reduction of Example Barrier Dag Removes Dashed Edges.
Note that it is only necessary to store the transitive reduction of the barrier dag. The transitive
reduction of a dag (B,<b ) is defined as the dag (£,<*,0 with as few edges as possible, such that the transi
tive closure of (£,<*') is equal to the transitive closure of (B,<b ). The transitive reduction of the barrier
dag could be computed in a pre-processing phase before barrier execution. In the example barrier embed
ding given in figure 11, nearly 50% of the edges (dashed edges in the figure) are removed in the transitive
reduction of the barrier dag.
Figure 12 represents a full DBM containing the barrier dag from figure 7. Note that the barrier dag
is stored in the barrier processor memory: for example, the record for barrier 0 contains pointers to bar
riers 1 ,5,9, and 13. Barrier 0 has executed (represented as an asterisk to the right of the memory record)
and it can be seen that barriers 1 ,5 ,9 , and 13 are currently in the associative memory. The records for
these barriers contain pointers to 2, 6, 10, and 14, which have not yet been loaded into the associative
memory since they are not yet eligible for execution (represented as an “ ?” to the right of the memory
record.)
In this full DBM, the associative memory size is fixed at P/2, and each word contains only the bar
rier mask as no count field is necessary. This is in contrast to the memory size in the lookahead DBM,

Page 20

Hardware Barriers (DBM)

barrier dag memory

PE WATT outputs

& 0:

WAIT/Input buffer

(I)

(5)
(9)
(13)

ORbuffer

U T T T T T T
PE GO signals

Figure 12: FuU DBM.
which can be varied to change the amount of lookahead.
The full DBM also operates in two phases. In the match phase, the current PE WAIT pattern is
compared to the barrier masks in the associative memory. When one or more barriers “ match” 11 the
current W An pattern, the masks that match are “ OR” ed together and placed in the OR buffer. The con
tents of the OR buffer are then output as the PE GO signals, enabling processors stopped at a barrier that
has been matched to proceed past the barrier. The ability to “ OR” the masks together means that multi
ple barriers can be executed. Except for the lack of a count field in the compare operations, the match
phases of the lookahead and full DBM are identical.

11.

A s in the match operation in the lookahead DBM, the zeros in the barrier masks in the associative
memory are treated as don’t cares during a match operation, i.e., only the ones are considered when
determining if a barrier mask matches the current PE WATT pattern.
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Figure 13: Full DBM after Barriers I and 13 are Executed.
During the update phase following the match phase, an attempt is made to load the succeeding bar
riers pointed to in the record structures of the executed barriers. Each succeeding barrier for every barrier
executed in the previous match phase is compared to active barriers remaining in the associative memory.
The compare operation is an overlap match to determine, as in the lookahead barrier, whether a succeed
ing barrier has any one bits that overlap with one bits in active barriers. This overlap implies a pre
cedence relation between barriers and that means some active barrier must execute before the succeeding
barrier can be placed in associative memory. If there is no overlap, then this succeeding barrier can be
placed in the associative memory and made active, as all its predecessors have executed. Thus, the associ
ative memory is limited to PI2 words, where P is the number of processors, as this is the largest number
of barriers that may be active simultaneously.
Given the state of the full DBM in figure 12, suppose that processors 0,1 and 7,812 encounter bar
riers I and 13. These barriers will be matched and executed, and the succeeding barriers 2 and 14 will be
12.

In this case, the PE WATT output pattern would be “ 11000011.” This same pattern w ill be output on
the PE GO signal lines to enable processors 0 , 1 , 7, and 8 to proceed past their barriers.
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Figure 14: Full DBM after Barrier 14 Executes,
overlap matched and then loaded into the associative memory. The new state of the full DBM is shown in
figure 13. Suppose now that processors 7 and 8 reach barrier 14 and this barrier is executed. Its succeed
ing barrier is 15, and it is loaded into the memory. The new state is shown in figure 14. Note that, unlike
the state of the lookahead DBM for this same sequence of barrier executions, barrier 15 is now loaded
into the memory and is ready to execute.
This pointer-based scheme is not sensitive to any compile-time ordering of the barrier dag as it
stores this structure directly in the barrier processor memory. Complications may arise when barriers that
are conditionally generated according to program control flow must be “ spliced” into the barrier dag data
structure in memory. It does not appear that this will be a significant problem for synchronization struc
tures resulting from the parallelization of most common programming language constructs, but further
research in this area is required.
6. C onclusionsandC urrentW ork
This paper presented designs for two different flavors of barrier MIMD architecture: the full DBM
and an approximation to the DBM called the Lookahead DBM.
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The primary motivation for these barrier MIMD architectures is the use of static (compile-time)
code scheduling for eliminating some synchronizations, and the proposed designs are built around the
features needed to support this scheduling. As discussed in [ZaDO90], a significant fraction (>77%) of
the synchronizations in synthetic benchmark programs were removed through static scheduling for a
DBM. However, this was not the only benefit found.
Although either type of DBM requires significantly more complex circuitry than an SBM, the DBM
architectures also can easily execute each barrier within a few clock ticks. For this reason, these architec
tures show great promise as a mechanism for synchronization in general — even where sophisticated
static scheduling techniques are not applied. As discussed in this paper, the DBM and lookahead DBM
designs given are at least as capable as previous hardware barrier mechanisms, yet permit a fast imple
mentation.
Because the DBM, unlike the SBM, allows multiple synchronization streams, it is very well suited
to an environment where multiple independent parallel programs are permitted to share a machine. For
each parallel program, a barrier schedule can be statically determined independent of all other program
schedules. When that program is to be executed, the static schedule for its processes is simply appended
to the DBM schedule which exists at that time. This ability is not directly supported by any of the other
hardware barrier mechanisms, yet, it greatly increases the utility of the DBM as a general-purpose syn
chronization mechanism.
Other ongoing research includes techniques for parallelizing and scheduling complete programs and
performance analysis of DBM as a general-purpose synchronization mechanism.
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